The paper describes an algorithm for determining the line outage contingency of a line taking into account of line over load effect in remaining lines and subsequent tripping of over loaded In case of over loading in remaining line(s), the over loaded lines are removed from the system and a topology processor is used to find the islands. A fast decoupled load flow (FDLF) analysis is carried out for finding out the system variables for the islanded (or single island) system by incorporating appropriate modification in the [Bʹ] In case of over loading in remaining line(s), the over loaded lines are removed from the system and a topology processor is used to find the islands. A fast decoupled load flow (FDLF) analysis is carried out for finding out the system variables for the islanded (or single island) system by incorporating appropriate modification in the [Bʹ] and [Bʺ] matrices of the integrated system.
INTRODUCTION
Line outage contingency indices provide a measure of the overall effect on the system due to that line outage. Line outage contingency indices for a power system based on its operating conditions indicate the relative severity of the line outage contingency for the system operation. These help operator to take some corrective/preventive measure so as to prevent large system disturbances (over loading of lines) leading to cascade tripping and system collapse. Ejebe and Wollenberg [1] have reported a pioneering work in which they have formulated a method of contingency ranking based on system performance indices (PI) which are functions of bus voltages and line flows and the corresponding limits. This method also uses Tellegen's theorem to calculate PI sensitivities to these outages. The ranking is done by ordering these PI sensitivities in descending order. Irissari and Leven [2] have proposed a method for contingency ranking based on DC load flow, which is computationally less complex. Mikolinnas and Wollenberg [3] have presented an improved version of the Megawatt PIs by including all terms in the infinite Taylor's series expansion for all the change in the performance index due to different outage. Irissari and Sasson [4] have proposed an improved computational procedure based on DC load flow method, which requires one forward-backward substitution to compute performance index for line outage. Vemuri and Usher [5] have presented a unified approach to find sensitivity of performance index for single branch outage, generation/load outage and combination of them.
Most of the literature on contingency ranking based on analytical methods show that ranking by PI methods are widely accepted [6] . The megawatt performance index, PI MW is used as an index for quantifying the extent of line overloads in terms of megawatt flows and their MW limits. However, megavoltampere performance index PI MVA quantifies the line over load in terms of magavoltampere flows and their MVA limits. It has been reported that PI MVA represents extent of line over load in true sense as MVA flow in a line corresponds to the line current in that line [1] .
In certain cases outage of a line may split system into two islands or due to outage of a line, over load may appear in remaining line(s) and overloaded lines may trip leading to system split. Immediately after split, a power balance between generation, load and losses for each island must take place. Since, the power drawn by the loads do not change instantaneously, the imbalance in power is supplied/absorbed by the generators affecting a change in the kinetic energy (KE) of its rotating mass. Thus, change in electrical output of each generator in the island will be proportional to the KE of its rotating mass, i.e. its inertia (H). Therefore, in order to simulate the condition immediately after a system split, rescheduling of generation for the power balance in islands have to be done before a load flow can be carried out to obtain the line flows after islanding. Under such situation only PI MVA may not reflect the overall effect on the system due to that line outage. The system voltage conditions are also taken into account to quantify the effect on the system due to that line outage. As such, voltage stability index is used to examine system voltage stability condition. 
FAST DECOUPLED LOAD FLOW ANALYSIS FOR ISLANDED SYSTEM
In a fast decoupled load flow analysis the solution matrix, [Bʹ] and [Bʺ] matrices remain unchanged during load flow analysis [7] . Therefore, ordering and factorization for each of them are done once at the beginning only in a load flow program. In a power system a slack bus is required to take care of system real and reactive losses. 
Large value in place of diagonal element corresponding to slack bus allow no change in voltage phase angle (i.e. Δδ 1 is very insignificant) for that bus while solving the above equations for [ Δδ ]. Thus, the bus assigned as slack bus for an island will retain the required characteristic of a slack bus of a power system(where di and Vi are defined variables) and P Δ Vi/ Δ Vi for the slack bus for an island is to be assigned as zero. The islanded system is the subsystems of the main grid system, therefore, the factored [Bʹ] and [Bʺ] matrices used for the load flow analysis of the grid system can be used for the islanded system with the following modifications: matrices are carried out.
3. As the system get separated into number of islands, at the instant of bifurcation for each island generation-demand balance is obtained by modifying the generation in the island to balance the load in that island. This change in generation is calculated based on the relative inertia of the machines as follows:
Generation from each generator of an island are calculated as follows
where N i total number of generator in ith island P Gj generation from jth generator before system bifurcation H j inertia constant of jth generator in ith island P gij generation from jth generator in ith island after the system bifurcation P GTi total generation from the generators located in ith island at the time of system bifurcation
where P L total system loss for the system before bifurcation P li expected system loss for ith island
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P DT total system demand before system bifurcation Pdti total system demand for ith island.
Let us take a case of system bifurcation, which results in formation of two islands. Now, selecting bus 1 and bus m as the slack buses for the two islands, respectively, the fast decouple representation of [Bʹ] matrix relating [δ] and [ P Δ ] is as follows: 
The details about the modifications to be carried on [Bʹ] matrix of integrated system in case of system islanding are explained in Appendix A with the help of a sample six bus system. Introduction of above-mentioned steps provides the following advantages:
1. Separate calculation and storage of [Bʹ] and [Bʺ] matrices for individual island are avoided.
As the modification of [Bʹ] and [Bʺ]
matrices are carried out on the matrices, which are already ordered, it saves considerable CPU time.
NETWORK TOPOLOGY PROCESSOR
Network topology defines the connectivity of power system devices among each other.
A power system network is configured to satisfy system operation. Power system network connectivity does not remain static because it's devices change their status (ON/OFF) from time to time due to various reasons. Normally, a change in network topology is characterized by the change in status of transmission line(s) from 'ON' to 'OFF' state or from 'OFF' to 'ON' state. System disturbances like fault, sudden line overload, etc. may lead to tripping of transmission line(s) to stop propagation of the disturbance to the healthy portion of the network. Changes in topology of a network may sometime lead to system bifurcation resulting in creation of islands. Under such situation, it is essential to determine network topology of each island to carry out load flow of the islanded system. In addition to this, power system operation/planning requires modification of network configuration to ascertain the probable impact of the change in the performance of the system. One such important analysis is line outage contingency analysis of a power system. During line outage contingency analysis, some times network split (bifurcation) occurs due to outage of line(s).
This creates independent islands in the integrated system. To determine the effect of such line outage, one has to carry out load flow for the islanded system. This is possible only after knowing the network topology of the islanded system. Therefore, a network topology processor is required to determine the topology of the system. A conventional topology processor examines the connectivity among the nodes (buses) of a power system and based on this analysis, it determines topology of the system network. It, basically, aims at determining the followings:
1. System island(s) (in case of system bifurcations/islandings, number of islands (NIS) is always more than one).
2. Status of the island(s) (SI) (Active island (IS k =1), i.e. island has both load and generation and Dead Island (IS k =0), i.e. island has only load (s) or only generation (s)).
network topology processor constitutes an integral part of a power system analysis during emergency and restorative mode of planning/operation. Network topology processor uses the status of lines (i.e. 'ON' or 'OFF') to determine the connectivity among the buses in a power system. This aims at listing bus numbers and line numbers in an island until the continuity is broken. Therefore, it is essential to organize the search process in a proper way so as to avoid unnecessary repetition of the search steps. To achieve this objective the following strategy is used in the proposed topology processor:
1. A compact data structure (bus data structure) is created showing the line number connected to each bus of the system. This structure is exploited extensively to check the connectivity among the nodes during search process.
2. Once a bus or a line undergoes the search process, it is given 'included status' (i.e. the bus or the line is included in the island under process) and for the rest of the search process they are not considered.
Creation of bus data structure
A row vector 'LINB' is used to store the number of lines connected to each bus. This vector is determined at the time of reading the line data. The line data is associated with 'from bus' number (vector 'SB') and 'to bus' number (vector 'EB'). The dimensions of the vectors 'LINB', 'SB' and 'EB' are 1×N, 1×NL and 1×NL, respectively. Based on the row vector 'LINB', another row vector 'SLOCB' (1×N) is created to store the starting serial number of a row vector 'LNOB' which contains line numbers corresponding to each bus. Since, each line appears with two end buses, the size of 'LNOB' is 1×2NL. The schematic diagram of the storage scheme is shown in Fig. 1 . For ith bus, the starting location of line elements connected to this bus (n) is stored in SLOCBi and total lines connected (m) to this bus is stored in LINBi.
Storing of line numbers in the row vector 'LNOB' has to be done through a search process. To This arrangement allows quick search for connectivity between buses, which are connected. when continuity to the next bus is found. Once this continuity is broken, search is made in 'bus data file' to check whether any bus with 'included status' has line having 'zero' value in 'LINCL' (i.e. this line does not under go search process). For this purpose flag FLAG2 is used.
If such condition is encountered, this flag is set to 'one' and 'to end bus' (EB) of that line is taken as (NBUS) to continue with the search process. If during the search process FLAG1 and FLAG2 become 'zero', this indicates that for the current island all buses and lines are searched and included in 'BINCL' and 'LINCL', respectively. Now, at this stage another check is made to determine whether 'BINCL' has any 'zero' value. This indicates that system has more than one island. For this purpose, flag FLAG3 is introduced. This flag is set to 'zero' and 'BINCL' is checked from beginning to determine the location of 'BINCL' which has 'zero'
value. If such situation exists, FLAG3 is made 'one' and this location corresponds to the bus number to be taken as the first bus (SBUS) for the search process for the next island.
Therefore, island counter is increased (ISNOZISNOC1) and search process of the next island is carried out. Finally, when all buses and lines attain 'included status' in 'BINCL' and 'LINCL', then all three flags become 'zero'. This indicates the end of search process. After this, for all islands, loads and generations are checked, an island with active generation(s) and load(s) is provided with active status ('ON') and an island without active load and generation is provided with dead status ('OFF'). Finally, for each island a slack is determined using the basis described in Section 2. The details about each step of the topology processor are shown in the flow chart given in Fig. 2 
Fig.2. Flow chart for the topology processor
removed for contingency analysis of a selected line. This may result in system islanding, loss of load and loss of generations. Therefore, voltage condition of the system has to be quantified to examine voltage stability condition of the system. For this purpose, voltage stability index is to be used to quantify stability condition of the system.
Megavoltampere due to line outage contingency index
The megavoltampere performance index, PI MVA is used as an index for quantifying the extent of line overloads [1] . The performance index for line MVA is defined as 
Voltage stability index due to line outage contingency
It has been observed that voltage magnitudes, in general, do not give a good indication of proximity to voltage stability limit [8] . Therefore, indices are used to indicate proximity of voltage collapse quite effectively. The index used in this paper is as follows [9] 
where I i is the voltage stability for ith bus. I i for a bus decreases from 1.0 to its threshold 0.5 and if, I i nears 0.5 voltage collapse in a power system is taken place. Therefore, bus with lowest value of I i is the most critical bus as regards the voltage stability is concerned.
SOLUTION STEPS OF THE PROPOSED METHOD
The solution steps of the proposed algorithm are as follows:
Step 1. set k=1.
Step 2. Check whether; if S k ≤L f S Step 3. Determine line flows in the remaining lines and in case of any over loading appearing in line(s) they are to be removed from network.
Step 4. Run topology processor to determine system network topology for line outage including islanding.
Step 5. Modify factored [Bʹ] and [Bʺ] matrices of the integrated system for the line which is disconnected from the system.
Step Step 7. Compute generation from each generator in all the islands based on their inertia value at the time of system bifurcation using Eq. (2).
Step 8. Conduct a single piece fast decoupled load flow for the islanded system to determine the system state after system bifurcation, using the modified [Bʹ] and [Bʺ] matrices obtained in step (6) . Compute PIMVA for that line outage checking the line flows for all other lines in the subsystems.
Step 9. Determine PI MVA and Ii
Step 10. K=k+1
Step 11. Check whether k≤NL go to step (2).
Step 12. Stop 
Fig.2. (continued)
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Fig.2. (continued)
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SIMULATION RESULTS AND DISCUSSIONS
The proposed algorithm has been tested on IEEE 30BUS and IEEE 118 BUS systems. Table1 is/are removed and topology processor is used to determine system split and load flow
A. Amin Eskandari Dehkordi et al. J Fundam Appl Sci. 2016, 8(3S), 695-720 710
Fig.2. (continued)
SIMULATION RESULTS AND DISCUSSIONS
A. Amin Eskandari Dehkordi et al. J Fundam Appl Sci. 2016, 8(3S), 695-720 710
Fig.2. (continued)
SIMULATION RESULTS AND DISCUSSIONS
The proposed algorithm has been tested on IEEE 30BUS and IEEE 118 BUS systems. Table1 Similarly, in case of IEEE 118 bus system, when tolerance limit is changed from 100 to 110%, the line outage contingency situation for line between bus 89 and bus 92 shows different operational situations. With tolerance limit 100%, system islanding has occured and load flow analysis for the 2nd island did not converge. Increase in tolerance limit from 100 to 110% has avoided system islanding. Further, for different tolerance limits, system islanding situations are also different. The programwas run on a PCwith P-IVprocessor and LINUX operating 
CONCLUSION
The islanded systems are the subsystems of the main grid system, therefore, the optimally 
